


FIG.2 (PRIOR ART) 200 INTERNAL MEMORY 205 IP #N IP #0 272 234 236 INTERNAL **MEMORY** DDMA #N DDMA #0 CPU CONTROLLER 262 226 222 SYSTEM BUS 210 EXTERNAL MEMORY CONTROLLER DRAM BUS ARBITER **GDMA** Refresh Controller 228 244 264 **ROM** EXTERNAL DEVICE 282 DRAM 284 EXTERNAL VO 215

274

COVVERVA . CIEL

## FIG.2B (PRIOR ART)






FIG.3A (PRIOR ART)




FIG.3B (PRIOR ART) 394







FIG.3C (PRIOR ART)




## FIG.3D (PRIOR ART)













FIG.7






FIG.9

		External bus master System bus master		
	No request REC 1: 01 = 2' b00	External bus only REQ 1: 0] = 2' b10	System bus only REQ 1: 0] = 2 b01	Bot h buses REQ 1: 0] = 2' b11
DRAM refresh controller	0	0	X	x
ŒU	0	X	0	0
DDMA block	0	X	0	0
GDMA channel	0	0	0	0
External device	0	0	X	×

## FIG.11

Classification of set	B enent	
Set of functional blocks naking a system bus request (system bus naster, S)	CPU, DDMA block, and CDMA block	
Set of functional blocks making an external bus request (E)	DRAM refresh controller, CPU, DDMA block, GDMA channel, and external device	
Set of functional blocks making only a system bus request (SO	æ	
Set of functional blocks making only an external bus request (BO)	DRAM refresh controller, CDMA channel, and external device	
Set of functional blocks making a request for both system bus and external bus (ES)	CPU, DDMA block, and GDMA channel	
Set of functional blocks making requests for a system bus or an external bus (A)	DRAM refresh controller, CPU, DDMA block, CDMA channel, and external device	

## FIG.10







FIG.12 495 Group E DRAM Refresh 424-1 Group F 428-4 DDMA#0 GDMA channel #3 DDMA#1 ARMRISO CPU Group G GDMA channel #0 GDMA channel #2 GDMA channel #1

428-3




**FIG.14** 





**FIG. 16** 



**FIG.17** 

Item	Probability that element having bus ownership performs operation			Busutilization
	⊟ ement of set EO	⊟ ement of set ES	Element of set SO	
Exclusive bus arbitration	$\frac{1}{n(A)}$	$\frac{1}{n(A)}$	$\frac{1}{n(A)}$	$\frac{n(EO) + 2n(EO) + n(SO)}{2n(A)}$
Hierarchical bus arbitration	$\frac{n(ES) + 2n(SO)}{2n(S)n(EO)}$	$\frac{1}{2n(S)}$	1 n(S)	4n(SO) + 3n(ES) 4n(S)
Present i nvent i on	$\frac{n(EO) + n(SO)}{n(A)n(EO)}$	1 n(A)	$\frac{n(EO) + n(SO)}{n(A)n(SO)}$	1